

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/675,569	09/29/2000	Ravi P. Singh	10559/292001/P9299-ADI	10559/292001/P9299-ADI 3025	
20985	7590 05/31/2005		EXAMINER		
FISH & RICHARDSON, PC 12390 EL CAMINO REAL SAN DIEGO, CA 92130-2081			ROJAS, MIDYS		
			. ART UNIT	PAPER NUMBER	
·			2189		
			DATE MAILED: 05/31/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

1								
		Application	on No.	Applicant(s)				
Office Action Summary		09/675,56	69	SINGH ET AL.				
		Examiner		Art Unit				
	·	Midys Roj		2189				
The MA Period for Reply	ILING DATE of this communicat	tion appears on the	e cover sheet with the c	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)⊠ Respons	ive to communication(s) filed o	on <i>28 April 2005</i> .						
• • •	This action is FINAL . 2b) This action is non-final.							
•	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Cla	iims							
4a) Of the 5) ☐ Claim(s) 6) ☑ Claim(s) 7) ☐ Claim(s)	 Claim(s) 1-7,9-23 and 27-34 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-7,9-23 and 27-34 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement. 							
Application Paper	rs							
10)⊠ The draw Applicant Replacem	ification is objected to by the Eing(s) filed on <u>09 August 2004</u> may not request that any objection ent drawing sheet(s) including the or declaration is objected to by	is/are: a)⊠ acce n to the drawing(s) t e correction is requir	oe held in abeyance. See ed if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).				
Priority under 35	U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.								
	erson's Patent Drawing Review (PTO- osure Statement(s) (PTO-1449 or PTC		4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal P 6) Other:					

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claims 1-7, 9-23, and 27-34 have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-2, 9-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mann [6,094,729] in view of Tanihira [5,553,010] and further in view of Bachand et al. [US 2003/0115424].

Regarding Claims 1 and 9, Mann discloses a trace buffer 200 [Fig. 2] circuit comprising: a plurality of interconnected registers [Fig. 3], including a first end register to input and output addresses of fetched instructions during a trace operation [the first register of the trace buffer] a second end register [last register of the trace buffer], and a plurality of middle registers connected between said first end and said second end register;

Mann does not disclose a write path to shift an instruction address in one of said plurality of interconnected registers by two registers towards the second end register on a write operation.

Tanihira discloses a system in which double shifting is used [Col. 1, line 59-Col. 2, line 10]. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the trace buffer of Mann to allow double shifting of data into the buffer in order

to ease data input into the buffer [Tanihira Col. 1, lines 27-40]. In the case where this input bus where implemented in the system of Mann, the system would have to push an input from such input bus into the trace buffer by two registers [double shifting] in order to accommodate one input of double the size of one register.

Mann in view of Tanihira does not teach first and second holding registers, a first and second comparator, or a compression indication circuit to generate an indicator in response to a new input matching a stored input. Bachand et al. discloses a snoop queue 250 ("first holding registers"), an external transaction queue 240 ("second holding register"), an observation detection logic ("first/second comparator") to compare the address of the new transaction with addresses of earlier-posted transactions, and a control logic 254 ("compression indication circuit") to enable the blocking bit, which could be the least significant bit, of the new transaction in response to a match signal (Page 3, paragraphs 0037 – 0038). It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the comparison and blocking operations of Bachand et al. with the system of Mann in view of Tanihira because doing so would give the system coherency capabilities and thus allow the trace buffer to avoid storing redundant trace data. Since a trace buffer has limited storage capacity, compression of the captured trace data is desirable [Mann, Col. 18, lines 10-15].

Regarding Claim 2, Mann discloses a read path to serial or parallel trace pins 230 in which entries into the trace buffer are shifted one by one [be one register] in a FIFO manner on a read of the trace buffer [Col. 8, lines 1-19].

Regarding Claims 10-11, in the combination of Mann in view of Tanihira in view of Bachand, the trace buffer of Mann would hold the previously posted trace entries. Being that the

trace buffer is composed of many registers [Fig. 3] and the observation transaction logic of Bachand is to compare the new transaction with previously posted transactions, the observation transaction logic would act as a comparator for each register of the trace buffer ["third and fourth comparators"]. The control logic 254 ["compression indication circuit"] then enables the blocking bit of the new transaction, which could be a least significant bit, in response to a match signal if a match is detected [Page 3, paragraphs 0037 – 0038].

Regarding Claim 12, the combination of Mann in view of Tanihira in view of Bachand teaches the invention of claim 1 above. Mann discloses a stack comprising a plurality of interconnected flip-flops [Fig. 3], including a first end flip-flop [top of the trace buffer] to input and output valid bits, a second end flip-flop [bottom of the trace buffer], and a plurality of middle flip-flops connected between said first end flip-flop and said second end flip-flop; and a write path coming from core processor 104 to shift a trace in one of said plurality of interconnected flip-flops by one flip-flop pair toward the second end flip-flop on a write operation and a read path coming from serial or parallel trace pins 230 to shift a valid bit by one flip-flop toward the first end flip-flop on a read operation [Col. 8, lines 1-18]. Tanihira discloses a system that uses double shifting (see Column 1, line 59 – Column 2, line 10). Although Mann refers to the trace buffer as having registers or entries, flip-flops are a building block of which registers can be made.

4. Claims 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mann [6,094,729] in view of Tanihira [5,553,010].

Regarding Claim 13, Mann discloses a processor 104 comprising a trace buffer 200 connected to the digital signal processor, said trace buffer 200 comprising: a plurality of

interconnected registers [see trace entries of Fig. 3], including a first end register [top of trace buffer] to input and output addresses of fetched instructions during a trace operation, and a second end register [bottom of trace buffer], and a plurality of middle registers connected between said first end and second end registers. Mann also discloses a read path to serial or parallel trace pins 230 in which entries into the trace buffer are shifted one by one [be one register] in a FIFO manner on a read of the trace buffer [Col. 8, lines 1-19].

Mann does not teach a write path to shift an instruction by two registers. Tanihira discloses a system in which double shifting is used [Col. 1, line 59-Col. 2, line 10]. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the trace buffer of Mann to allow double shifting of data into the buffer in order to ease data input into the buffer [Tanihira Col. 1, lines 27-40]. In the case where this input bus where implemented in the system of Mann, the system would have to push an input from such input bus into the trace buffer by two registers [double shifting] in order to accommodate one input of double the size of one register.

5. Claims 3-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mann [6,094,729] in view of Tanihira [5,553,010] in view of Bachand et al. [US 2003/0115424] and further in view of Panagrahi [3,975,717].

Regarding Claim 3, the combination of Mann in view of Tanihira in view of Bachand teaches the invention of claim 1 above. The combination does not teach the trace buffer operating as a FIFO on a write operation and as a LIFO on a read operation. Panagrahi discloses a stack, which operates as a first-first-out [FIFO] register on the write operation and as a last-in-first-out [LIFO] register on the read operation. The system of Panagrahi is capable of both LIFO

and FIFO operations and selectively enables read and write operations at either LIFO or FIFO modes [see Abstract]. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the trace buffer of the combination of Mann in view of Tanihira in view of Bachand to act as that of Panagrahi thus allowing for the system of place new entries at the top of the buffer [FIFO] while still being able to remove old traces from that end of the buffer [LIFO]. This gives the system more flexibility as to how it can access the captured traces.

Regarding Claims 4-5, the combination of Mann in view of Tanihira in view of Bachand teaches the invention of claim 1 above. The combination does not teach instruction addresses comprising 32-bit words. Panagrahi discloses a stack in which each register pair has the capacity to take in an input the size of a 2n bit word [Column 3, lines 59-67]. Since "n" can be any number, each register and the size of each input [instruction address] can be 32-bits wide. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Mann in view of Tanihira in view of Bachand to include the 32-bit word instructions of Panagrahi since this is a common instruction word size and it allows for faster transmission rates as opposed to smaller word sizes [i.e. 16-bit words]. In this case, "n" would have a value of 16.

Regarding Claim 6, Panagrahi discloses a stack system comprising a plurality of registers 1 through M, where M is not defined. It is understood that M could be 32, thus making the total number of registers 32.

Regarding Claim 7, Panagrahi discloses a stack system with a 2n-bit bus to read a 2n-bit instruction address from the first end register on the read operation where n can be equal to 16

input of double the size of one register pair [32-bit].

Art Unit: 2189

[Column 4, line 67 – Column 5, line 16]. Panagrahi does not teach a 64-bit write bus to write a 64-bit address pair to the first end register and an adjacent register on the write operation.

Tanihira discloses a system that uses double shifting [see Column 1, line 59 – Column 2, line 10]. In the case where the input bus of Tanihira where to be implemented for the trace buffer, the system would have to push an input double the size [64-bit] from such input bus into the stack by shifting the input by two register pairs [double shifting] in order to accommodate one

6. Claims 14-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mann [6,094,729] in view of Tanihira [5,553,010] and further in view of Panagrahi [3,975,717].

Regarding Claim 14, the combination of Mann in view of Tanihira teaches the invention of claim 13 above. The combination does not teach the trace buffer operating as a FIFO on a write operation and as a LIFO on a read operation. Panagrahi discloses a stack, which operates as a first-first-out [FIFO] register on the write operation and as a last-in-first-out [LIFO] register on the read operation. The system of Panagrahi is capable of both LIFO and FIFO operations and selectively enables read and write operations at either LIFO or FIFO modes [see Abstract]. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the trace buffer of the combination of Mann in view of Tanihira to act as that of Panagrahi thus allowing for the system of place new entries at the top of the buffer [FIFO] while still being able to remove old traces from that end of the buffer [LIFO]. This gives the system more flexibility as to how it can access the captured traces.

Regarding Claims 15-16, the combination of Mann in view of Tanihira teaches the invention of claim 13 above. The combination does not teach instruction addresses comprising

32-bit words. Panagrahi discloses a stack in which each register pair has the capacity to take in an input the size of a 2n bit word [Column 3, lines 59-67]. Since "n" can be any number, each register and the size of each input [instruction address] can be 32-bits wide. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Mann in view of Tanihira to include the 32-bit word instructions of Panagrahi since this is a common instruction word size and it allows for faster transmission rates as opposed to smaller word sizes [i.e. 16-bit words]. In this case, "n" would have a value of 16.

Regarding Claim 17, Panagrahi discloses a stack system with a 2n-bit bus to read a 2n-bit instruction address from the first end register on the read operation where n can be equal to 16 [Column 4, line 67 – Column 5, line 16]. Panagrahi does not teach a 64-bit write bus to write a 64-bit address pair to the first end register and an adjacent register on the write operation.

Tanihira discloses a system that uses double shifting [see Column 1, line 59 – Column 2, line 10]. In the case where the input bus of Tanihira where to be implemented for the trace buffer, the system would have to push an input double the size [64-bit] from such input bus into the stack by shifting the input by two register pairs [double shifting] in order to accommodate one input of double the size of one register pair [32-bit].

7. Claims 18-23 and 27-34 rejected under 35 U.S.C. 103(a) as being unpatentable over Mann [6,094,729] in view of Bachand et al. [US 2003/0115424].

Regarding Claims 18, 20, 27, and 29, Mann discloses performing a trace operation [producing a trace record, see Abstract] including storing fetched instructions in a trace buffer 200 [see Figures 2 and 3], said storing comprising storing an address pair corresponding to a loop in the trace buffer [Col 15, lines 20-42 "several x86 instructions generate trace records

including... LOOP instructions"]. Mann discloses the need for compression operations in trace buffers due to their limited size [Col. 18, lines 10-15]. Mann does not teach a compression operation including a comparison operation. Bachand discloses a snoop queue 250 ["first holding registers"], an external transaction queue 240 ["second holding register"], an observation detection logic ["first/second comparator"] to compare the address of the new transaction in the snoop queue with addresses of earlier-posted transactions in the external transaction queue, and a control logic 254 ["compression indication circuit"] to enable the blocking bit of the new transaction [branch target address] in response to a match signal [Page 3, paragraphs 0033 and 0037 - 0038].

Page 9

Regarding Claims 19, 23, 28, and 32 Bachand et al. discloses blocking the new transaction [new address pair] in response to the new transaction matching the stored previous transactions. In this case, blocking the transaction is analogous to discarding the transaction since it becomes blocked from usage ["...blocking bit which, if enabled, prevents the snoop queue from issuing a snoop prove" Page 3, paragraph 0033 and 0038].

Regarding Claims 21 and 30, Bachand et al. discloses not blocking the new transaction if it does not match a previous transaction. So, the new transaction will eventually be passed to cache 220 and stored in the internal transaction queue 230 [Page 3, paragraph 0038 – 0041]

Regarding Claims 22 and 31, Bachand et al. discloses comparing the new address pair to the stored address pairs in order to determine if the new address pair matches any of the stored address pairs; since the system check for a match within all the stored address pairs, the new address pair must be compared to all the stored address pairs in the system [first, second, third, etc]. Bachand also discloses setting a least significant bit ["blocking bit"] of a branch target

address ["new transaction"] in response to the new address pair matching any stored address pair [Page 3, paragraph 0038], and not blocking the new transaction if it does not match a previous transaction. If it is not blocked, the new transaction will eventually be passed to cache 220 and stored in the internal transaction queue 230 [Page 3, paragraph 0038 – 0041].

Regarding Claims 33-34, the new address pair is considered to be a branch target address since it describes the address that the transaction will target, whereas the stored address pair is a branch source address since it describes the address that the earlier posted transaction has already targeted.

Conclusion

8. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Rojas whose telephone number is (571) 272-4207. The examiner can normally be reached on M-F 5:30am - 4:00pm.

Application/Control Number: 09/675,569

Art Unit: 2189

Page 11

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571) 272-4210. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

May 25, 2005

Midys Rojas

Midys Rojas

Art Unit 2189

MR

Pierre Vital

hum Ital

Primary Examiner

Art Unit 2188